

**APPARATUS FOR COMPENSATING FOR PHASE DIFFERENCE  
ATTENDANT UPON TIME DIVISION MULTIPLEXING AND METHOD  
THEREOF**

**BACKGROUND OF THE INVENTION**

1. Field of the Invention

The present invention relates to the technical field of processing a signal according to a time division multiplex mode, and more particularly, to an  
5 apparatus and method for compensating for the difference between the phase of each signal at the point of generation and the phase of each signal after time division multiplexing.

2. Description of the Related Art

In a time division multiplex mode, as widely known, a plurality of input  
10 signals are sequentially arranged in the time domain without being superposed when they are transmitted. Such a time division multiplex mode is applied to a variety of electronic equipment to reduce complexity in hardware and to reduce the price of the system.

For example, when it is necessary to convert a plurality of digital signals  
15 into analog signals, hardware can be configured such that separate digital-to-analog (D/A) converters can be provided for the individual digital signals. However, in this case, the hardware becomes complex, and the price of the system increases.

0989731.070301

When a time division multiplexing unit is provided prior to a D/A converter, a plurality of digital signals can be converted into analog signals using only one D/A converter. In other words, the time division multiplexing unit allocates the plurality of digital signals based on the time domain and sequentially supplies the allocated signals to the D/A converter so that analog signals corresponding to the plurality of digital signals can be obtained using only one D/A converter.

FIG. 1 shows an example of an apparatus including a time division multiplexing unit and a single D/A converter, as described above. FIG. 2 shows an example of data flow for explaining the operations of the apparatus of FIG. 1. Signal processing according to conventional time division multiplexing will now be described with reference to FIGS. 1 and 2.

When digital signals A ( $A_0, A_1, A_2, A_3, \dots$ ), B ( $B_0, B_1, B_2, B_3, \dots$ ) and C ( $C_0, C_1, C_2, C_3, \dots$ ) are transmitted from first through third digital signal generation logic units 101, 102 and 103 in a digital signal generation logic unit group 100 to a multiplexing unit 110, the multiplexing unit 110 allocates the input signals based on a time domain according to a control signal from a controller 120 in the form of  $A_0, B_0, C_0, A_1, B_1, C_1, \dots$ , as shown in FIG. 2. Subsequently, the multiplexing unit 110 outputs the signals. The control signal contains arrangement information indicating the order in which the signals inputted to the multiplexing unit 110 are selected, and information indicating the delay time for each input signal.

For example, in the case of selecting and transmitting the digital signals A, B and C, input to the multiplexing unit 110 in that order, the arrangement

information designates a selection order so that the digital signal A can be selected in the first place, the digital signal B can be selected in the second place, and the digital signal C can be selected in the third place. When the next digital signal is transmitted the delay time is the standby duration of the next digital

5 signal. Accordingly, when the digital signals A, B and C are transmitted in that order, a delay time applied to the digital signal B is different from the delay time applied to the digital signal C. In other words, the delay time for the digital signal C is longer than the delay time for the digital signal B. When the delay time is determined, the operation conditions of the multiplexing unit 110, the D/A

10 converter 130 and the first through third sampling and holding units 141- 143 are considered.

The D/A converter 130 converts the digital signal which has been multiplexed and transmitted, as shown in FIG. 2, into an analog signal and transmits the analog signal to the first through third sampling and holding units

15 141-143 at the same time. Each of the first through third sampling & holding units 141-143 samples and holds certain portions of the input signal, as shown in FIG. 2, in response to a corresponding "sample-hold" signal which is generated by the multiplexing unit 110 during the time division multiplexing. In other words, the first sampling and holding unit 141 samples and holds the signals A0,

20 A1, A2, A3, ... converted into an analog signal. The second sampling and holding unit 142 samples and holds the signals B0, B1, B2, B3, ... converted into an analog signal. The third sampling and holding unit 143 samples and holds the signals C0, C1, C2, C3, ... converted into an analog signal.



phase relation among the signals at the point of generation and the phase relation among the signals after time division multiplexing when the signals are processed according to the time division multiplexing.

Accordingly, to achieve the above object of the invention, an embodiment  
5 of the present invention provides an apparatus for compensating for a phase difference in a system which transmits a plurality of signals according to time division multiplexing. The apparatus includes a phase transition filter group and a multiplexing unit. The phase transition filter group includes as many phase transition filters as there are signals. Each of the phase transition filters performs  
10 filtering to generate a signal having a phase altered with respect to an input signal based on phase information. The multiplexing unit provides phase information to the phase transition filter group and it time division multiplexes a plurality of signals transmitted from the phase transition filter group. The phase information is assigned to each of the plurality of signals according to the time division  
15 multiplexing.

A further embodiment provides a method for compensating for a phase difference in a system which transmits a plurality of signals according to time division multiplexing. The method includes the steps of generating a selection signal for the time division multiplexing of the plurality of signals, generating  
20 predetermined phase information for each of the signals to be selected by the selection signal, performing phase transition on each of the signals and outputting the result when it is determined that the signal needs to be subjected to the phase transition based on the predetermined phase information and outputting each of the signals in its present state when it is determined that the signal does not need

to be subjected to the phase transition based on the predetermined phase information, and time division multiplexing the signal or signals which have been subjected to the phase transition and the signal or signals which have not been subjected to the phase transition and transmitting a time division multiplexed  
5 signal.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

The above object and advantages of the present invention will become more apparent by describing in detail a preferred embodiment thereof with reference to the attached drawings in which:

10 FIG. 1 is a diagram illustrating an example of a conventional apparatus having a time division multiplexing function;

FIG. 2 is a diagram illustrating an example of a data flow for explaining the operation of the apparatus of FIG. 1;

15 FIG. 3 is a diagram illustrating an embodiment of an apparatus according to the present invention;

FIG. 4 is a diagram illustrating an example of a data flow for explaining the operation of the apparatus of FIG. 3;

FIG. 5 is a detailed diagram illustrating the phase transition filter of FIG. 3; and

20 FIG. 6 is a detailed diagram illustrating the multiplexing unit of FIG. 3.

## **DETAILED DESCRIPTION OF THE PRESENT INVENTION**

Hereinafter, an embodiment of the present invention will be described in detail with reference to the attached drawings. Referring to FIG. 3, an apparatus according to the present invention includes a digital signal generation logic unit  
5 group 300, a phase transition filter group 310, a multiplexing unit 320, a controller 330, a digital-to-analog (D/A) converter 340, a sampling and holding unit group 350 and a low-pass filter (LPF) group 360.

The digital signal generation logic unit group 300 is composed of first through third digital signal generation logic units 301-303 which generate three  
10 different digital signals A, B and C, respectively. Each of the first through third digital signal generation logic units 301-303 can be configured such that it generates a predetermined digital signal in response to a signal received from the outside. Hereinafter, it is assumed that the first through third digital signal generation logic units 301-303 generate the three digital signals having data flow,  
15 as shown in FIG. 4. The three digital signals are transmitted to the phase transition filter group 310.

The phase transition filter group 310 is composed of first through third phase transition filters 311-313 which may or may not perform phase transition on each of the digital signals transmitted from the digital signal generation logic  
20 unit group 300 depending on the phase information allocated to the corresponding digital signal. In other words, when it is determined that a digital signal generated by the first digital signal generation logic unit 301 needs to be subjected to phase transition based on phase information allocated to the signal, the first phase transition filter 311 performs filtering to generate a digital signal

whose phase has been altered based on the phase information. When it is determined that a digital signal generated by the second digital signal generation logic unit 302 needs to be subjected to phase transition based on phase information allocated to the signal, the second phase transition filter 312 performs filtering to generate a digital signal whose phase has been altered based on the phase information. When it is determined that a digital signal generated by the third digital signal generation logic unit 303 needs to be subjected to phase transition based on phase information allocated to the signal, the third phase transition filter 313 performs filtering to generate a digital signal whose phase has been altered base on the phase information.

Referring to FIG. 4, the digital signal A applied to the first phase transition filter 311 does not need phase transition so that the first phase transition filter 311 outputs digital signals A0, A1, A2 and A3 having its original phase. The second phase transition filter 312 outputs digital signals B0', B1', B2' and B3' having altered phases with respect to the digital signal B. The third phase transition filter 313 outputs digital signals C0'', C1'', C2'' and C3'' having altered phases with respect to the digital signal C. The amount of phase transition for each of the digital signals B and C is determined by phase information provided by the multiplexing unit 320.

To perform phase transition on an input digital signal, each of the first through third phase transition filters 311-313 is configured, as shown in FIG. 5. Referring to FIG. 5, each of the first through third phase transition filters 311-313 includes a plurality of delay units 511\_1-511\_n connected in series for delaying the input digital signal, first through m-th coefficient storage units 512\_1-512\_m



for storing the coefficients of the filter, a multiplier 513\_1 for multiplying the currently input digital signal by a coefficient supplied by the first coefficient storage unit 512\_1, a plurality of multipliers 513\_2-513\_m for multiplying digital signals output from the delay units 511\_1-511\_n by coefficients supplied by the

5 coefficient storage units 512\_2-512\_m, respectively, an adder 514 for adding signals output from the multipliers 513\_1-513\_m, and a coefficient supplier 501 for supplying the coefficient of a corresponding filter tap to each of the first through m-th coefficient storage units 512\_1-512\_m.

The number of the delay units 511\_1-511\_n is one less than the number of

10 taps of the filter (that is, the number of taps - 1). The number of first through m-th coefficient storage units 512\_1-512\_m and the number of multipliers 513\_1-512\_m are the same as the number of taps of the filter. Each of the first through m-th coefficient storage units 512\_1-512\_m stores information on a single coefficient supplied from the coefficient supplier 501.

15 The coefficient supplier 501 is configured as a table which is assigned as many filter coefficients as the number of filter taps for each piece of phase information. For example, when the coefficient supplier 501 is configured to have three pieces of phase information, since the **m** filter coefficients for the **m** filter taps are assigned for each of the three pieces of phase information, the

20 coefficient supplier 501 has a structure for storing  $3 \times m$  filter coefficients. If there are 16 pieces of phase information, the coefficient supplier 501 has a structure for storing  $16 \times m$  filter coefficients.

Accordingly, when the digital signals A0, A1, A2 and A3 which are not subjected to phase transition, as shown in FIG. 4, are output from the first phase

transition filter 311, coefficients assigned to an area corresponding to phase information having a value of 0 in the coefficient supplier 501 are supplied to the respective first through m-th coefficient storage units 512\_1-512\_m for the respective filter taps.

5           When the digital signals B0', B1', B2' and B3' which are subjected to phase transition, as shown in FIG. 4, are output from the second phase transition filter 312, and when three pieces of phase information exist, coefficients assigned to an area corresponding to phase information having a value of 1 in the coefficient supplier 501 are supplied to the respective first through m-th  
10   coefficient storage units 512\_1-512\_m. Here, instead of a value of 1, the phase information may have any values other than 0. For example, when the coefficient supplier 501 is configured to store filter tap coefficients with respect to 16 pieces of phase information, and when the value of phase information currently applied is 5, the second phase transition filter 312 provides filter tap coefficients assigned  
15   to phase information having a value of 5 to the respective first through m-th coefficient storage units 512\_1-512\_m, thereby outputting digital signals B0', B1', B2' and B3', as shown in FIG. 4.

          Like the second phase transition filter 312, the third phase transition filter 313 outputs the digital signals C0'', C1'', C2'' and C3'', with the exception that the  
20   third phase transition filter 313 should perform a greater degree of phase transition on digital signals compared to the second phase transition filter 312. Accordingly, when the coefficient supplier 501 is configured to store filter tap coefficients with respect to three pieces of phase information, as described above, filter tap coefficients assigned to an area corresponding to phase information

having a value of 3 are supplied to the first through m-th coefficient storage units 513\_1-513\_m, respectively, thereby generating digital signals which have been subjected to phase transition. When the coefficient supplier 501 is configured to store filter tap coefficients with respect to 16 pieces of phase information, as

5 described above, and when the value of phase information currently applied is 10, the third phase transition filter 313 provides filter tap coefficients assigned to phase information having a value of 10 to the respective first through m-th coefficient storage units 512\_1-512\_m, thereby outputting digital signals C0", C1", C2" and C3", as shown in FIG. 4. Each of the first through third phase

10 transition filters 311-313 can be realized as a polyphase filter.

In response to a control signal provided by the controller 330, the multiplexing unit 320 generates the phase information assigned to each of the plurality of digital signals according to time division multiplexing and generates a sample hold signal for controlling the sampling and holding of the sampling and

15 holding unit group 350. The multiplexing unit 320 time division multiplexes the digital signals A, B and C transmitted from the phase transition filter group 310 to output a signal as shown in FIG. 4. That is, the multiplexing unit 320 outputs a digital signal in an order such as A0, B0', C0", A1, B1', C1", A2, B3', C3", and so on.

20 The controller 330 provides the control signal to the multiplexing unit 320 to control time division multiplexing. The control signal contains arrangement information of a plurality of input digital signals and delay information for each of the digital signals, for the time division multiplexing, as described in FIG. 1.

The phase information for each digital signal is predetermined based on the delay information.

As shown in FIG. 6, the multiplexing unit 320 includes a selection signal generator 601, a multiplexer 602, a phase information generator 603, a demultiplexer 604, first through third counters 605-607 and first through third registers 608-610.

The selection signal generator 601 generates selection signals for controlling the selection operation of the multiplexer 602, in response to the control signal provided from the controller 330. In this embodiment, since the multiplexer 602 selectively outputs the three digital signals A, B and C, the selection signal generator 601 is configured to generate a selection signal of two bits, S0 and S1.

The selection signal is generated considering the arrangement information contained in the control signal and the relations among signals input to the multiplexer 602 through input terminals. The point in time that the selection signal is generated is determined depending on delay information assigned to each of the digital signals. For example, when it is assumed that the multiplexer 602 selects and outputs the digital signal A if the selection signal of two bits S0 and S1 is generated as "00", the multiplexer 602 selects and outputs the digital signal B if the selection signal of two bits S0 and S1 is generated as "01", and the multiplexer 602 selects and outputs the digital signal C if the selection signal of two bits S0 and S1 is generated as "10", the state of the selection signal provided to the multiplexer 602 varies with delay information assigned to each of the digital signals A, B and C. In other words, the point in time when the selection

signal of two bits S0 and S1 changes from "00" into "01" depends on delay information assigned to the digital signal B. An example in which the selection signal is composed of 2 bits is described because three digital signals are managed in this embodiment, but the selection signal can be modified to be  
5 suitable for the number of signals to be multiplexed.

Once receiving the digital signal A which has not been subjected to phase transition and the digital signals B and C which have been subjected to phase transition from the respective first through third phase transition filters 311-313, the multiplexer 602 functions as a transmitter which divides the digital signals A,  
10 B and C based on a time domain and transmits the result signal. Accordingly, the digital signals A, B and C are output from the multiplexer 602 in the order of A0, B0', C0'', A1, B1', C1'', A2, B2', C2'', and so on, as shown in FIG. 4.

The phase information generator 603 generates phase information assigned to each of the digital signals A, B and C in response to the selection  
15 signal output from the selection signal generator 601. In other words, the phase information generator 603, which previously stores phase information on each of the digital signals A, B and C, outputs phase information Ph1 assigned to the signal A to the first phase transition filter 311 when the selection signal of two bits S0 and S1 is received as "00". The phase information generator 603 outputs  
20 phase information Ph2 assigned to the signal B to the second phase transition filter 312 when the selection signal of two bits S0 and S1 is received as "01". The phase information generator 603 outputs phase information Ph3 assigned to the signal C to the third phase transition filter 313 when the selection signal of two bits S0 and S1 is received as "10".

Here, when delay information for delaying the phase information located in the phase information generator 603 is set, the phase information generator 603 generates the phase information. This phase information is delayed by an amount corresponding to the set delay information and outputs the result phase

5 information to a corresponding one among the first through third phase transition filters 311-313. For example, when the delay information is set to 1, and when the phase information assigned to the digital signals A, B and C are set to 0, 5 and 10, respectively, in the phase information generator 603, the phase information generator 603 generates the phase information Ph1, Ph2 and Ph3 as 1, 6 and 11,  
10 respectively.

The demultiplexer 604 transmits "1" set at its input terminal to one of the first through third counters 605-607 in response to the selection signal of two bits S0 and S1. For example, when the bits S0 and S1 are "00", the demultiplexer 604 demultiplexes "1" to the first counter 605. Then, the first counter 605 performs  
15 counting in synchronization with a clock signal. For each counting operation the first counter 605 compares a count value with a value provided from the first register 608. The value provided from the first register 608 is delay information assigned to the digital signal A during the time division multiplex. The delay information is contained in the control signal provided from the controller 330.  
20 As a result of the comparison, if the value provided from the first register 608 is the same as the count value, the first counter 605 outputs a sample hold signal in an active state.

Each of the second and third counters 606 and 607 operates in the same manner as the first counter 605. When the bits S0 and S1 of the selection signal

are "01", the second counter 606 performs counting. When the bits S0 and S1 of the selection signal are "10", the third counter 607 performs counting. The second register 609 stores delay information on the signal B, and the third register 610 stores delay information on the signal C.

- 5            Sample hold signals output from the first through third counters 605-607 are transmitted to the sampling and holding unit group 350. In other words, a sample hold signal output from the first counter 605 is transmitted to a first sampling and holding unit 351. A sample hold signal output from the second counter 606 is transmitted to a second sampling and holding unit 352. A sample  
10   hold signal output from the third counter 607 is transmitted to a third sampling and holding unit 353.

The D/A converter 340 converts the digital signals A, B and C which have been time division multiplexed by the multiplexing unit 320 into analog signals and transmits the analog signals to the sampling & holding unit group 350.

- 15            The sampling and holding unit group 350 is composed of the first through third sampling and holding units 351-353. Each of the first through third sampling and holding units 351-353 samples and holds a corresponding signal among the analog signals transmitted from the D/A converter 340. In other words, each of the first through third sampling and holding units 351-353  
20   samples and holds an analog signal which is received while an input sample hold signal from the multiplexer 320 is in an active state.

The first sampling and holding unit 351 samples and holds an analog signal corresponding to the digital signal A and outputs the resultant analog

signal, as shown in FIG. 4. The second sampling and holding unit 352 samples and holds an analog signal corresponding to the digital signal B and outputs the resultant analog signal, as shown in FIG. 4. The third sampling and holding unit 353 samples and holds an analog signal corresponding to the digital signal C and  
5 outputs the resultant analog signal, as shown in FIG. 4. The sampled and held signals output from the first through third sampling and holding units 351-353 are transmitted to LPFs 361-363, respectively, in the LPF group 360. In other words, the signal output from the first sampling and holding unit 351 is transmitted to the first LPF 361. The signal output from the second sampling and holding unit  
10 352 is transmitted to the second LPF 362. The signal output from the third sampling and holding unit 353 is transmitted to the third LPF 363.

Each of the first through third LPFs 361-363 in the LPF group 360 removes a high frequency component from an input analog signal. Here, due to a low-pass filtering characteristic, analog values corresponding to respective B0  
15 and C0 are output at the time when an analog value corresponding to A0 is output. Accordingly, the phase relation among the three digital signals A, B and C at the point of generation is the same as the phase relation among the outputs 1, 2 and 3.

In the above embodiment, only three digital signals are managed, but an  
20 apparatus for managing N digital signals can be embodied based on the above embodiment. In addition, when a time division multiplexing method according to the present invention is applied to the generation of convergence control signals in a projection television, as mentioned in the description of conventional art, a difference in phase relation can be compensated for such that the phase relation



among R, G, B, horizontal and vertical signals at the point of generation is the same as the phase relation among corresponding signals obtained after time division multiplexing. More specifically, since 6 signals are required to control convergence in a projection television, when 6 digital signal generation logic units are provided in the digital signal generation logic unit group 300, and as many members as can correspond to the 6 digital signal generation logic units are provided in each of the phase transition filter group 310, the sampling & holding unit group 350 and the LPF group 360, the same result as described above can be obtained.

In a method according to the present invention, a selection signal is generated for the time division multiplex of a plurality of digital signals in the multiplexing unit 320, in response to a control signal provided from the controller 330. In addition, predetermined phase information for a signal selected according to the selection signal is generated. The predetermined phase information has been described in the description of the phase information generator 604 of FIG.

6. When it is determined that an input digital signal needs to be subjected to phase transition based on the predetermined phase information, a corresponding phase transition filter provided in the phase transition filter group 310 generates a signal whose phase is altered. When it is determined that an input digital signal does not need to be subjected to phase transition based on the predetermined phase information, a corresponding phase transition filter presents the input digital signal with alteration. Thereafter, a digital signal which has not been subjected to phase transition and digital signals which have been subjected to phase transition are time division multiplexed by the multiplexing unit 320.

According to the present invention, the difference between the phase relation among the signals at the point of generation and the phase relation among the signals after time division multiplexing, which occurs due to a phase delay effect attendant upon the time division multiplexing, can be compensated for,

5 thereby preventing the occurrence of an error caused by a difference in phase relation. For example, when the present invention is applied to the generation of signals for controlling the convergence of a projection television, the phase relation among the signals at the point of generation is the same as the phase relation among the signals obtained after time division multiplex, thereby

10 preventing disturbance in convergence.